| Vorliegende Sprache |
eng |
| Hinweise auf parallele Ausgaben |
1810128455 Erscheint auch als (Druck-Ausgabe): ‡Kahng, Andrew B., 1963 - : VLSI physical design |
| ISBN |
978-3-030-96414-6 |
| 978-3-030-96416-0 |
| 978-3-030-96417-7 |
| Name |
Kahng, Andrew B. ¬[VerfasserIn]¬ |
| Lienig, Jens ¬[VerfasserIn]¬ |
| Name ANZEIGE DER KETTE |
Lienig, Jens ¬[VerfasserIn]¬ |
| Name |
Markov, Igor L. ¬[VerfasserIn]¬ |
| T I T E L |
VLSI Physical Design: From Graph Partitioning to Timing Closure |
| Auflage |
2nd ed. 2022. |
| Verlagsort |
Cham |
| Cham |
| Verlag |
Springer International Publishing |
| Imprint: Springer |
| Erscheinungsjahr |
2022 |
| 2022 |
| 2022 |
| Umfang |
1 Online-Ressource(XVII, 317 p. 335 illus.) |
| Titelhinweis |
Erscheint auch als (Druck-Ausgabe)ISBN: 978-3-030-96414-6 |
| Erscheint auch als (Druck-Ausgabe)ISBN: 978-3-030-96416-0 |
| Erscheint auch als (Druck-Ausgabe)ISBN: 978-3-030-96417-7 |
| Erscheint auch als (Druck-Ausgabe): ‡Kahng, Andrew B., 1963 - : VLSI physical design |
| ISBN |
ISBN 978-3-030-96415-3 |
| Klassifikation |
TJFC |
| TEC008010 |
| 621.3815 |
| ZN 4952 |
| Kurzbeschreibung |
1 Introduction -- 2 Netlist and System Partitioning -- 3 Chip Planning -- 4 Global and Detailed Placement -- 5 Global Routing -- 6 Detailed Routing -- 7 Specialized Routing -- 8 Timing Closure. A Solutions to Chapter Exercises -- B Example CMOS Cell Layouts. |
| 2. Kurzbeschreibung |
Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. "VLSI Physical Design: From Graph Partitioning to Timing Closure" introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure. |
| 1. Schlagwortkette |
VLSI |
| Schaltungsentwurf |
| ANZEIGE DER KETTE |
VLSI -- Schaltungsentwurf |
| SWB-Titel-Idn |
1807342042 |
| Signatur |
Springer E-Book |
| Bemerkungen |
Elektronischer Volltext - Campuslizenz |
| Elektronische Adresse |
$uhttps://doi.org/10.1007/978-3-030-96415-3 |
| Internetseite / Link |
Resolving-System |
