- Hauptmenü-

Katalogdatenanzeige

Ultra-Low Energy Domain-Specific Instruction-Set Processors

Kataloginformation Katalogdatensatz500152253 .

Kataloginformation
Feldname	Details
Vorliegende Sprache	eng
ISBN	978-90-481-9527-5
Name	Catthoor, Francky
Name	Raghavan, Praveen
Name ANZEIGE DER KETTE	Raghavan, Praveen
Name	Lambrechts, Andy
	Jayapala, Murali
	Kritikakou, Angeliki
	Absar, Javed
T I T E L	Ultra-Low Energy Domain-Specific Instruction-Set Processors
Verlagsort	Dordrecht
Verlag	Springer Science+Business Media B.V
Erscheinungsjahr	2010
Erscheinungsjahr	2010
Umfang	Online-Ressource (XXII, 406 p, digital)
Reihe	SpringerLink. Bücher
Notiz / Fußnoten	Includes bibliographical references (p. 379-404)
Weiterer Inhalt	Ultra-Low Energy Domain-Specific Instruction-Set Processors; Preface; Contents; Glossary and Acronyms; Chapter 1: Introduction; Chapter 2: Global State-of-the-Art Overview; Chapter 3: Energy Consumption Breakdown and Requirements for an Embedded Platform; Chapter 4: Overall Framework for Exploration; Chapter 5: Clustered L0 (Loop) Buffer Organization and Combinationwith Data Clusters; Chapter 6: Multi-threading in Uni-threaded Processor; Chapter 7: Handling Irregular Indexed Arrays and Dynamically Accessed Data on Scratchpad Mem ory Organisations. Chapter 8: An Asymmetrical Register File: The VWRChapter 9: Exploiting Word-Width Information During Mapping; Chapter 10: Strength Reduction of Multipliers; Chapter 11: Bioimaging ASIP benchmark study; Chapter 12: Conclusions; Bibliography;
Titelhinweis	Buchausg. u.d.T.ISBN: 978-90-481-9527-5
ISBN	ISBN 978-90-481-9528-2
Klassifikation	TJFC
	TEC008010
	621.3815
	005.43
	TK7888.4
Kurzbeschreibung	Modern consumers carry many electronic devices, like a mobile phone, digital camera, GPS, PDA and an MP3 player. The functionality of each of these devices has gone through an important evolution over recent years, with a steep increase in both the number of features as in the quality of the services that they provide. However, providing the required compute power to support (an uncompromised combination of) all this functionality is highly non-trivial. Designing processors that meet the demanding requirements of future mobile devices requires the optimization of the embedded system in general and of the embedded processors in particular, as they should strike the correct balance between flexibility, energy efficiency and performance. In general, a designer will try to minimize the energy consumption (as far as needed) for a given performance, with a sufficient flexibility. However, achieving this goal is already complex when looking at the processor in isolation, but, in reality, the processor is a single component in a more complex system. In order to design such complex system successfully, critical decisions during the design of each individual component should take into account effect on the other parts, with a clear goal to move to a global Pareto optimum in the complete multi-dimensional exploration space. In the complex, global design of battery-operated embedded systems, the focus of Ultra-Low Energy Domain-Specific Instruction-Set Processors is on the energy-aware architecture exploration of domain-specific instruction-set processors and the co-optimization of the datapath architecture, foreground memory, and instruction memory organisation with a link to the required mapping techniques or compiler steps at the early stages of the design. By performing an extensive energy breakdown experiment for a complete embedded platform, both energy and performance bottlenecks have been identified, together with the important relations between the different components. Based on this knowledge, architecture extensions are proposed for all the bottlenecks. TOC:Preface. Contents. Glossary and Acronyms. 1 Introduction. 2 Global State of the Art Overview. 3 Energy Consumption Breakdown and Platform Requirements. 4 Overall Framework for Exploration. 5 Clustered L0 (Loop) Buffer Organization and Combination with Data Clusters. 6 Multi-threading in Uni-threaded Processor. 7 Handling Irregular Indexed Arrays and Dynamically Accessed Data on Scratchpad Memory Organisations. 8 An Asymmetrical Register File: The VWR. 9 Exploiting Word-width Information during Mapping. 10 Strength Reduction of Multipliers. 11 Bioimaging ASIP benchmark study. 12 Conclusions. References
SWB-Titel-Idn	329517376
Signatur	Springer E-Book
Bemerkungen	Elektronischer Volltext - Campuslizenz
Elektronische Adresse	$uhttp://dx.doi.org/10.1007/978-90-481-9528-2
Internetseite / Link	Volltext
Siehe auch	Volltext
Siehe auch	Cover
Siehe auch	Inhaltsverzeichnis
Siehe auch	Einführung/Vorwort

ISBD-Anzeige Katalogdatensatz500152253

Kategorien-Anzeige Katalogdatensatz500152253

Titel zur Titelsammlung hinzufügen Katalogdatensatz500152253

Kataloginformation500152253 Datensatzanfang . Kataloginformation500152253 Seitenanfang .

Titel vormerken Katalogdatensatz500152253

Vollanzeige Katalogdaten

Auf diesem Bildschirm erhalten Sie Katalog- und Exemplarinformationen zum ausgewählten Titel.

Im Bereich Kataloginformation werden die bibliographischen Details angezeigt. Per Klick auf Hyperlink-Begriffe wie Schlagwörter, Autoren, Reihen, Körperschaften und Klassifikationen können Sie sich weitere Titel des gewählten Begriffes anzeigen lassen.

Der Bereich Exemplarinformationen enthält zum einen Angaben über den Standort und die Verfügbarkeit der Exemplare. Zum anderen haben Sie die Möglichkeit, ausgeliehene Exemplare vorzumerken oder Exemplare aus dem Magazin zu bestellen.